Guide to Computer Processor Architecture, 1st Edition
A RISC-V Approach, with High-Level Synthesis
$189.00
- Paperback
439 pages
- Release Date
26 January 2023
Summary
This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore).
Each implementation is shown as a High-Level Synthesis (HLS) code in C++. This facilitates synthesis and testing on an FPGA-based development board.
The book can be useful for several reasons. First, it is a novel way to introduce computer arch…
Book Details
| ISBN-13: | 9783031180224 |
|---|---|
| ISBN-10: | 3031180224 |
| Author: | Bernard Goossens |
| Publisher: | Springer International Publishing AG |
| Imprint: | Springer International Publishing AG |
| Format: | Paperback |
| Number of Pages: | 439 |
| Edition: | 1st |
| Release Date: | 26 January 2023 |
| Weight: | 865g |
| Dimensions: | 235mm x 155mm |
| Series: | Undergraduate Topics in Computer Science |
About The Author
Bernard Goossens
Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is the author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.
Returns
This item is eligible for free returns within 30 days of delivery. See our returns policy for further details.